Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I've got a verilog code, and I'm just wondering if there was a tool which quickly found the begin and end statements corresponding with each other. Once the code starts getting big, it's pretty hairy tracking it manually. Thanks.
Use a syntax aware text editor. NotePad++ for windows (https://notepad-plus-plus.org/) is a good one that I use often. Supports both Verilog and VHDL syntax (as well as just about any other programming language that exists). It matches BEGIN/END blocks in Verilog, and allows you to expand/compress them by a single mouse click.
