Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Create multiple generated clocks

Altera_Forum
Honored Contributor II
1,333 Views

My system have 360 channel input signal named: In_Target_Signal[359..0], they are used as clk in my project, and I have create clock for them as the following show: 

create_clock -nam {In_Target_Signal} -period 10000.00 -waveform {0.000 5000.000} }] -add 

 

I need to create a generated clock for each In_Target_Signal, that means I need to create 360 generated clocks: Generate_CLK[359..0]. 

Anybody tell me how to implement it? 

 

Thanks in advance!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
627 Views

How about something like this in the SDC file: 

 

for {set i 0} {$i<360} {incr i} { 

create_clock  

-period 10000.00  

-name In_Target_Signal[$i]  

[get_ports {In_Target_Signal[$i]}] 

}
0 Kudos
Altera_Forum
Honored Contributor II
627 Views

I have tried that, but timequest report that : 

warning: Ignored assignment create_clock 

 

There is no detailed info, so it is hard to find the reason. :(
0 Kudos
Altera_Forum
Honored Contributor II
627 Views

I have solved the problem, the correct syntax is as below,FYI. 

set FREQMeasure_Total_Channel 360 

for {set loop 0} {$loop < $FREQMeasure_Total_Channel} {incr loop} { 

puts "loop is $loop" 

create_clock -name FREQMeasure_ChannleIn_Clk[$loop] -period 100000.000 FREQMeasure_ChannleIn[$loop] 

}
0 Kudos
Reply