Cyclone IV PCIe hard Ip build failing timing.

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Cyclone IV PCIe hard Ip build failing timing.

1,034 Views

I have a build as above that is consistenly failing timing on the coreclock, it

looks like it's the logic wrapper round the hard IP that's the problem.

I'm about to ask my tame FAE to have a look at it but wonder if anyone else

has had problems here.

Thanks for any feedback,

Nial.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.