Cyclone V SRIO interface

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Cyclone V SRIO interface

979 Views

Hello,

I am trying to connect a Cyclone V FPGA to a TI 6678 DSP using the Differential SRIO lines on the HSMC, but I can't find any documents/example code that shows how to store the data from the FPGA to the DSP. I reviewed the HSMC QPF file supplied with the Cyclone V kit installation, however it did not help my understanding of the SRIO connections. If anyone can point to some documentation that explains this connection or can provide sample code I would really appreciate it.

Thanks

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.