Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

DDR2 IP Qusetion

Dragon666
Beginner
‎11-26-2023 05:59 AM
471 Views

Hello 

I recently used Quartus13.0 to create DDR2 IP. I would like to ask the following questions.

Q1 :

I used MegaWizard Plug-In Manager to create a DDR2 Controller (as shown below). Do I need to pay for the use of this IP?

Dragon666_0-1701006022432.png

Q2:

Can the purpose of creating this IP be understood as the communication interface between FPGA and external DDR2?

Q3 :

The following picture shows the instantiated DDR2 IP. Is the subsequent control for data transmission and storage primarily handled by ddr2_ip_example_driver (without modifying ddr2_ip_inst)?

Dragon666_1-1701006764346.png

 

 

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.