Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15462 Discussions

DLATCH inferred as combinational loop on a specific condition

Balaji_G_Intel
Employee
392 Views

Warning (332125): Found combinational loop of 2 nodes File...

Warning (335091): The Timing Analyzer found 1 latches that cannot be analyzed as synchronous elements. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Synthesis report.

 

 

One of the condition the dlatch is not included as part of timing node for analysis, instead its treated as combinational loop

 

I have a specific testcase to reproduce. Please connect with me directly and i can provide the test case.

 

0 Kudos
5 Replies
sstrell
Honored Contributor III
162 Views

Can you provide the RTL code? It sounds like you've accidentally inferred one or more latches in your design, which should be avoided.

 

#iwork4intel

Balaji_G_Intel
Employee
162 Views

I'll ping you to share the code.

Thanks

KhaiChein_Y_Intel
162 Views

Hi,

 

Can you share the design.qar to reproduce the error?

 

Thanks.

Balaji_G_Intel
Employee
162 Views

As its a internal case, Please send a email and i'll share qar directly.

 

KhaiChein_Y_Intel
162 Views

Hi,

 

I have sent an email to you. Please let me know if you did not received.

 

Thanks.

Reply