Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16916 Discussions

DPRAM IP configuration in Quartus 19.1 for Cyclone 10 implementation

CFlor36
Beginner
‎05-13-2020 07:06 AM
1,325 Views

Hi

I am working of Quartus 19.1 lite and I want to make an implementation on device 10CL016YU484.

There is a dpram in my design and I cannot access to all parameters to configure this block

I want an asynch clear for write clock and an asynch clear for read clock, and I only can set an asynch clear for the read one.

How can I access the aynch clear for the write clock domain ?

Regards

Florent

Preview file
100 KB
0 Kudos

Link Copied

1 Reply
RichardTanSY_Intel
Employee
‎05-29-2020 05:42 AM
1,261 Views

Based on the UG, only ‘raddress’, ‘q_a’, or ‘q_b’ are available for asynchronous clear in the RAM 2-port IP parameters setting.

I don't think there is an option for asynchronous clear for the write clock domain.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ram_rom.pdf#page=30

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.