DSPBuilder Reset inputs in Quartus BDFs

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

DSPBuilder Reset inputs in Quartus BDFs

1,449 Views

The new symbols from DSP Builder all have clock and reset inputs plus whatever user I/Os you've added. My question is what do I tie the reset inputs to. I don't have an external reset, I'm depending on the internal FPGA circuitry to boot up accordingly. I've seen them just tied to ground but that seems potentially hazardous. Xilinx gave you a GSR module to use, but I haven't seen anything similar in Altera.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.