Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Data rate in Stratix2GX

Altera_Forum
Honored Contributor II
‎09-05-2009 02:19 PM
1,333 Views

In basic mode, in the first menu (General) I have to enter an input clock frequency (which is the frequency of the clock I connect to pll_in_clock pin), and data rate. Now if I have 8 channel input bus, and each channels data rate fo example is 80Mbps, Which data rate I should enter 80Mbps, or 80*8 Mbps (as I understand the data rate in the channel will be larger than 80*8 Mbps since there are syncronization bits that are transmitted)?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-05-2009 07:15 PM
701 Views

Your data rate would be 80Mbps * 8bits = 640Mbps serial data rate. 

 

Jake
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.