Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

De0 Nano ADC demo coding explanations

Altera_Forum
Honored Contributor II
1,425 Views

Hello everyone, there's a code line (below) I don't understand from the De0-Nano ADC demo. I tried to find out about the (?) but as far as I can get, there is only (?: conditional) in verilog syntax. Is it mean when go_en is high, the oSCLK is equal to iCLK? 

Can somebody explain?  

 

assign oSCLK = (go_en)? iCLK:1;
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
705 Views

This assignation is equivalent to multiplexer with go_en tied to control input. So if go_en==1 then oSCLK=iCLK else oSCLK=1.

0 Kudos
Altera_Forum
Honored Contributor II
705 Views

OK, thank you

0 Kudos
Reply