Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17256 Discussions

Delay Time in VHDL

Altera_Forum
Honored Contributor II
‎07-17-2007 01:03 PM
1,572 Views

Hi .. 

 

I need your help.I am beginner in this field. 

 

I am using Altera FPGA board and it has 24mhz clock frequency and now i want 62 micro second delay time in my application ..How can i make it delay ?? 

 

 

 

If u have code or something like this then it will be better to undestand for me.. 

 

Thanks a lot..
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-17-2007 03:33 PM
877 Views

If you want it to occur every 62us, you can use a counter to count out the number of clock ticks there are in 62us (you do the math), and then set up some combinational logic to flag when the counter is at that number. 

 

There is a counter in the Mega Plug-in Wizard that you can use.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.