Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Design Assistant

Altera_Forum
Honored Contributor II
1,431 Views

Hi, i have a question to the Quartus II Design Assistant. 

 

In my design there is a reset synchronisation like this: 

 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=7363  

 

 

"async_res_in_n" is the asynchrounous external reset pin of my board and "sync_res_out_n" feeds all other registers in my designs. 

 

This is what the Design Assistant wants to see. 

 

But i always got the Warning Message: 

 

Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule. 

 

Any idea ?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
671 Views

Have the same warning in my current design. On a reset signal that is syncronized with two cascaded registers. 

You probably can ignore it (Disable rule/Suppress).
0 Kudos
Altera_Forum
Honored Contributor II
671 Views

Thank you, I think the same

0 Kudos
Reply