Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15321 Discussions

Design partition for Incremental compilation

DNguy4
Beginner
784 Views

I am using Quartus 18.1 and I am trying to do design partition for incremental compilation to save compiling time. However, I do not see the "Post-fit" preservation option for the netlist as described in the document. In stead, I see "not set", "synthesized" and "final" as options for preservation level.

Anyone knows how to select "post-fit" for netlist type in 18.1? Why is there such difference between the document and the tool?

Thanks

0 Kudos
2 Replies
Kenny_Tan
Moderator
81 Views

Post-fit is for Quartus Std

final is for Quartus Pro. you will need to check the correct document.

 

Thanks​

DNguy4
Beginner
81 Views

Thanks

Reply