- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I compiled an old verilog code (which was previously compiled with "Quartus II 7.2") with "Quartus II 9.1 sp2" and found different results.
Specifically, some numbers treated as signed in 7.2 are being treated as unsigned in 9.1 sp2 though they are declared as signed. I have no idea what is happening!! can somebody help me??Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is the simulation run in Modelsim in both cases?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
not simulation... we run the program in DE2 board, cyclone II FPGA.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page