Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

EDA Netlist Writer for Cyclone V devices doesn't work!!

Altera_Forum
Honored Contributor II
‎10-14-2013 06:45 AM
1,745 Views

quartus ii 64-bit version 13.0.0 build 156 04/24/2013 sj full version: 

 

I got the following message, if I want to generate the netlist of my design: 

 

Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off .... bla bla 

Warning (11101): Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices. 

 

How can I generate pre and post netlists (VHDL) of my design? For other devices, e.g. cyclone IVE works.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-14-2013 08:00 PM
947 Views

seems pretty clear that VHDL models aren't yet supported for Cyclone V

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.