Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16666 Discussions

Error (10481)

Altera_Forum
Honored Contributor II
‎09-24-2010 02:05 PM
1,075 Views

Hi, 

 

I generated a IP module from SOPC builder, and added the module source files in my project. 

 

When I compile it, I get the following error : 

 

Error (10481): VHDL Use Clause error at XXX : design library YYY does not contain primary unit ZZZ 

 

My SOPC builder IP modules is in Verilog, and my top-level file is in VHDL. I found in the QIP file that the IP design is mapped to a library, using the "-library" syntax. So I instantiated the IP module mapped to this library name in my top-level, and also declared the same library. 

 

In Quartus, I added the QIP file in my project, and also declared the library name in the project librairies. 

 

Any idea what can cause this error ? 

 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.