Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Error message during VWF Run Functional Simulation

IFras
Beginner
1,755 Views

I'm having an issue with VWF simulation that I'm trying to run. Every time I click on Run Functional Simulation, I get a window with no output. The compilation window prints a number of messages like “Can’t Find Port <port name> in design” and “Ignoring output pin <pin name> in vector source file when writing test bench files”.

 

I know that Intel says “Either remove the node from the Waveform Editor, or change the name, width, or direction of the port to match a similar port in the top level design.” but I'm not really sure what is causing this error to begin with. My bdf uses a number of LPM_DFF and an adder/subtractor that I've built using VDHL.

 

Does anyone have any suggestions to why I'm not getting any results form VWF?

0 Kudos
2 Replies
Abe
Valued Contributor II
875 Views

Can you post the entire log or at least the starting few lines of the error logs. This is where the error might be displayed. We can debug it further after you post the simulation log/transcript.

0 Kudos
IFras
Beginner
875 Views

Thanks for the reply, I caught the error. It turns up I put my project files in the same folder as another project. Everything works now.

0 Kudos
Reply