Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

FIR filter in Quartus

Altera_Forum
Honored Contributor II
2,280 Views

Hi, 

 

I am using the FIR compiler v8.0 in Quartus to design a lowpass FIR filter, the .vhd VHDL file and other files are generated by the tool, but I get an "unknown error" with the .bsf Block Symbol File, and this file isn't generated, anyone come across this type of error? 

 

cheers, 

Jamie
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
717 Views

creat it by youself

0 Kudos
Altera_Forum
Honored Contributor II
717 Views

as tangguoge said, a FIR filter is one of the simplest blocks in DSP Hardware and relatively simple to implement.  

 

this could help you 

 

http://www.alteraforum.com/forum/att...4&d=1223295458 

 

and this 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=741
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

can you send me the code?i will check it and tell you..

0 Kudos
Altera_Forum
Honored Contributor II
717 Views

right clicking on the VHDL file and choosing Create Symbol Files for Current File will make a bsf for you.

0 Kudos
Reply