Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

FIR filter in Quartus

Altera_Forum
Honored Contributor II
‎09-12-2011 09:13 PM
1,491 Views

Hi, 

 

I designed a FIR filter using verilog in Quartus and tested it in Modelsim. 

 

I designed the same filter in Matlab. My problem is initially I used 4-bit data as input and the results in Matlab and Modelsim matched.  

 

Then I tried with 16-bit data as inputs, but my Modelsim result is weird. When I plot the result of Modelsim using Matlab, and compare it with the Plot of results from Matlab, they both don't match. Could some one suggest me where my problem is. My verilog result has 36 bits to avoid overflow,but still the answers don't match.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.