Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Fitter : Error PARALLELTERMINATIONCONTROL connected but does not used on-chip termination

ssph
Beginner
254 Views

Hello,

      I  am implementing  DDR3 sdram controller interface using qsys in Quartus II (13.1).  I am able to generate the synthesis  for this DDR3 controller in qsys.  When I integrate this controller  into my top block,   I am able to complete the Analysis & Synthesis but it fail at the Fitter(Place & Route). 

The errors are

 Error (174068): Output buffer atom "bt820_fpga_ddr_top:i_ddr_top|ddr3_16_01:u0|ddr3_16_01_emif_0:emif_0|ddr3_16_01_emif_0_p0:p0|ddr3_16_01_emif_0_p0_memphy:umemphy|ddr3_16_01_emif_0_p0_new_io_pads:uio_pads|ddr3_16_01_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination

Error (174068): Output buffer atom "bt820_fpga_ddr_top:i_ddr_top|ddr3_16_01:u0|ddr3_16_01_emif_0:emif_0|ddr3_16_01_emif_0_p0:p0|ddr3_16_01_emif_0_p0_memphy:umemphy|ddr3_16_01_emif_0_p0_new_io_pads:uio_pads|ddr3_16_01_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_stratixv:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination

I have added assignment 

DQ*   output termination     series 50 ohm  with Calibration

DQ*  input termination       parallel 50 ohm with Calibration

 

I disable  dynamic ODT and ODT in the DDR3 controller.

How do I resolve these type of errors?

Thank,

0 Kudos
1 Reply
Deshi_Intel
Moderator
235 Views

Hi,


You should not add in your own pin assignment setting for UNIPHY IP.


Instead you should be running the *_p0_pin_assignments.tcl script after Quartus synthesis compilation. (Page 35)


Thanks.


Regards,

dlim



Reply