Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Fitter giving error for invalid m value for HSSI PLL loop in stratix 4 transceiver

Altera_Forum
Honored Contributor II
‎06-07-2010 07:08 AM
1,494 Views

Hi, 

I am using Stratix4GX230k40C3ES device for transceiver development.But it is giving error in fitting, printing following error: 

"Currently the m counters of 16 & 20 in the HSSi PLL loop have been disabled for stratix GX & GT devices.However you have currently set illegal m value" 

 

I have checked the instantiation which i have generated, it has tx PLL m value set to 20 for i/p ref clk of 156.26Mhz & serial data rate of 6250Mbps. 

 

One strange thing is that when i change the device to Stratix4GX230k40C3, (no Engineering sample) my design got complied fully.But when i do the programming with the generated sof file it give "CONFIG_DONE pin is not getting high" 

 

But if i compiled the design after removing the txrx interface with Stratix4GX230k40C3ES device it get compiled & programed also. 

Can anyone tell what is wrong with my code if i use Stratix4GX230k40C3ES in my design. 

 

 

Thanks....
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.