Fully parallel architecture of LDPC decoder

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Fully parallel architecture of LDPC decoder

1,190 Views

I am currently working on LDPC decoder of fully parallel architecture and platform is verilog.I refer some of the pdf like R.G.Galleger LDPC thesis report as well as some other thesis report like "MSc_thesis_ draft_sept_20_2010" LDPC and also google around a bit.Till now i have implemented the functional unit part and the controller part as specified in that Msc thesis report.Now i am stuck with the rest of the design as i am not getting a proper solution neither i dont know that the architecture is for a fully parallel one.So anyone if has any related pdf about the architecture of fully parallel or can help me in my designing part....please tell me what to do.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.