Gate level Sim on a Design with NIOS

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Gate level Sim on a Design with NIOS

961 Views

Hi, does anyone have any experience with simulating a design that contains a NIOS in gate level sim environment. I having difficulties getting the NIOS part of design to function in simulation. I'm using ModelSim SE. I have all my .hex files in place (top level where the modelsim.ini) and didn't get any warnings or error.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.