Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Generate pll settings in batch mode

Altera_Forum
Honored Contributor II
‎09-28-2009 06:35 PM
1,103 Views

Dear all, 

 

For a highly reconfigurable pll i need to build a table with pll settings. For each scenario defined by the combination of input frequency and output frequency one needs to know the counter settings (m,n,c) and loopfilter/chargepump settings (i,c,r). The counter settings are relatively easy to calculate but i cannot find any information on the other settings (i,c,r).  

 

The only procedure to establish this table i found would be going trough the megawizard for each scenario and write down the "magicly" chosen pll settings by quartus. A VERY boring, time consuming task :mad: ! 

 

Is there any way to script this procedure? Or is their another wayto obtain these tables? 

 

Regards, 

Johannes
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.