Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Generated TB by Platform design for HPS subsystem.

awaissman
Novice
‎08-12-2024 03:38 PM
688 Views

Hello,

I created TB from "Platform design" for our HPS subsytem.

TB contain hex files:

iossm_cal_boot.hex

iossm_cal.hex

I trying to find corresponded c program, and how those file been generated.

Eventually I want replace them with our program.

Where i can find e

 

 

Labels (1)
Labels:
0 Kudos

Link Copied

1 Reply
ShengN_Intel
Employee
‎10-03-2024 08:54 AM
500 Views

Hi,


What do you mean by TB? Do you mean testbench?


Thanks,

Regards,

Sheng


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.