Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

Generating a netlist for individual project components or modules

SKon1
Novice
955 Views

Hello,

 

Using Quartus, I know how to generate a functional simulation netlist for the whole design. But is there a way to generate a netlist for (only) a specific component / module inside the hierarchy ?

0 Kudos
1 Reply
Kenny_Tan
Moderator
94 Views

Nope. what u can do is set those module as the top level and virtual pin all.

Reply