Generating a netlist for individual project components or modules - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Generating a netlist for individual project components or modules

1,412 Views

Hello,

Using Quartus, I know how to generate a functional simulation netlist for the whole design. But is there a way to generate a netlist for (only) a specific component / module inside the hierarchy ?

Link Copied

1 Reply

551 Views

Nope. what u can do is set those module as the top level and virtual pin all.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.