Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
15994 Discussions

Generating a netlist for individual project components or modules

SKon1
Novice
‎12-06-2018 03:40 PM
1,008 Views

Hello,

 

Using Quartus, I know how to generate a functional simulation netlist for the whole design. But is there a way to generate a netlist for (only) a specific component / module inside the hierarchy ?

0 Kudos

Link Copied

1 Reply
Kenny_Tan
Moderator
‎12-07-2018 03:32 AM
147 Views

Nope. what u can do is set those module as the top level and virtual pin all.

Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.