Using Quartus, I know how to generate a functional simulation netlist for the whole design. But is there a way to generate a netlist for (only) a specific component / module inside the hierarchy ?
Nope. what u can do is set those module as the top level and virtual pin all.
For more complete information about compiler optimizations, see our Optimization Notice.