Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15387 Discussions

Getting Internal Error creating SignalProbe debug pins on Stratix III or CycloneIII

Honored Contributor II

When you use the Quartus II 7.0 to perform a SignalProbe compilation that targets either a Cyclone III device or a Stratix III device, you may receive an internal error.  

The reason is that Quartus II 7.0 does not support programming/config file generation for Cyclone III and Stratix III devices. Programming/config file support and support for SignalProbe for Cyclone III and Stratix III devices will be supported post QII 7.0.
0 Kudos
0 Replies