Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15391 Discussions

Simulating with Aldec's Active-HDL and Riviera?

Honored Contributor II

How do I compile libraries for Active-HDL and Riviera simulator tools? Aldec has several pre-compiled libraries on their site, but what if I want to compile them directly from my Altera directory to support newer versions of Quartus? Are there any scripts to do this automatically?

0 Kudos
1 Reply
Honored Contributor II

I've attached three scripts - two for Active-HDL and one for Riviera. These scripts are not from Aldec, but are scripts I made myself. They seem to work just fine. 

*** Be sure to read the text at the top of the scripts for detailed instructions. 


* These scripts have been updated for Quartus 7.1