Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

[HPS] Peripherals Mux Table -> How to use?

Altera_Forum
Honored Contributor II
‎11-16-2015 12:21 PM
3,182 Views

Hi All, 

I need some clarification regarding the Peripherals Mux Table usage. How should I understand it? 

Is the First Column the Mux Output? Are the next columns the Mux Inputs?  

If so, let's consider the UART0_TX signal routed by the Peripherals Mux...  

According to the Peripherals Mux Table in the Qsys, there is no a matter  

what Set (Set Number) is chosen for the UART0 (Set0 or Set1) -  

the UART0_TX will always go to the UART0_TX pin  

(see the attached snapshot). 

So, how to work with the Peripherals Mux Table in the Qsys?  

How to know where will a specific Qsys port be routed to? 

Thank you!  

 

Preview file
140 KB
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎11-18-2015 01:37 PM
1,990 Views

Are there any response? comments? suggestions?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-18-2015 02:27 PM
1,990 Views

those with black border one is has been selected in the mux mode, you can scroll up alittle bit and there are some selection window to choose what muxing option that you need to utilize...the selection reflect the black border at the bottom.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-24-2015 09:30 AM
1,990 Views

Does selection of the Set number (Set2,Set1,Set0) affect on the device pin where the mux output should be connected? 

In the https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/arria-v/5asxmb3.xls, there is a column H (tab EF31), which refers to the device pin. Why?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.