After writing structural verilog code for a logic circuit, for the simulation when I am on the way to create the input waveform and selecting node finder then LIST>> , it is showing that 'No match found' :( why is this happening? how can I solve it? please help, I have to complete my post lab today, otherwise...
oh, one more question, for NAND, NOR gate how to write the verilog code?
