Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17252 ディスカッション

Help: 'No match found' is shown after selecting the list

Altera_Forum
名誉コントリビューター II
1,105件の閲覧回数

After writing structural verilog code for a logic circuit, for the simulation when I am on the way to create the input waveform and selecting node finder then LIST>> , it is showing that 'No match found' :( why is this happening? how can I solve it? please help, I have to complete my post lab today, otherwise... 

 

oh, one more question, for NAND, NOR gate how to write the verilog code?
0 件の賞賛
0 返答(返信)
返信