Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15312 Discussions

How to add Quartus constraints when using Intel AOC compiler

SXian3
Novice
185 Views

Hi, 

 

I want to create an FPGA accelerator using AOC. My design is eating up a lot of resources on chip and I got the following errors from Quartus:

 

Error (170011): Design contains 1925001 blocks of type combinational node.  However, the device contains only 1866240 blocks.
Warning (14714): The Fitter is having difficulty fitting the design.  Try increasing the "Auto Packed Register" setting under "Advanced Fitter Settings" to minimize area.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:37:31
Info (11888): Total time spent on timing analysis during Global Placement is 544.80 seconds.

 

 

After doing a bit research, I found out after calling aoc to compile my OpenCL kernel, there will be a QSF file (afu_opencl_kernel.qsf) generated under the build directory. And in this QSF files, I found that this flag (i.e., auto packed register) has a default value NORMAL. I want to change the default value NORMAL to "minimize area" and try to minimize the area. 

My question is: how should I tell Quartus/AOC that I want a specific flag for the `QII_AUTO_PACKED_REGISTERS` option?  Is there a way to pass the QSF constraints to AOC?

0 Replies
Reply