Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15309 Discussions

How do I connect my CDPLK pin to the GCLK without the use of a clock control block in quartus ?

sgadco
Beginner
234 Views
Hello,
I am using the Cyclone 10 LP and Quartus Prime Standard Edition 18.1. I am using the Y6 pin(CDPCLK) for my FPGA_CLK signal. This clock signal has to be given as an input to the PLL. Unfortunately, only dedicated clock signals can be given as input to PLL. I need the CDPLK pin to drive the Global Clock Network(GCLK). After reading the documents, I noticed that the clock control block cannot be used as it cannot drive the inputs to the PLL if the pin is a CDPCLK pin. Is there any way I can use a buffer similar to BUFG in Xilinx to connect my CDPCLK pin to the GCLK to drive the input of the PLL? I need to drive PLL and PLL outputs should be connected to the Global network
0 Kudos
1 Solution
EngWei_O_Intel
Employee
198 Views

Hi Aaron

You are right. Clock control blocks that have inputs driven by dual-purpose clock I/O pins are not able to drive PLL inputs, which is the behavior of the CDPCLK pin. The PLL IP will not be able to take the CDPCLK as reference clock. PLL should always take clock input pin or GCLK driven by clock input pin as reference clock.

 

Thanks.

Eng Wei

View solution in original post

3 Replies
GY_Intel
Moderator
216 Views

Hi, Please refer to the similar thread. Thanks

sgadco
Beginner
214 Views

Hello,

Can you post the link to the thread. I am unable to find any similar thread. Thanks

EngWei_O_Intel
Employee
199 Views

Hi Aaron

You are right. Clock control blocks that have inputs driven by dual-purpose clock I/O pins are not able to drive PLL inputs, which is the behavior of the CDPCLK pin. The PLL IP will not be able to take the CDPCLK as reference clock. PLL should always take clock input pin or GCLK driven by clock input pin as reference clock.

 

Thanks.

Eng Wei

Reply