Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Valued Contributor III
714 Views

How to define clock while using flip flop

I am new to VHDL and i am facing one problem while writing a code. In my circuit i have different components like half adder, and gate and flip flop. When i perform the check syntax, i receive an error that clock is not defined. Attached is my code, please have a look on it and let me know my mistake. I know this question might looks stupid to some of you but as i am beginner so i would appreciate your feedback.  

 

Thanks, 

Syed Irtaza Haider
0 Kudos
2 Replies
Highlighted
Valued Contributor III
7 Views

The clue is in the error. In the "top" entity, you havent defined a clock signal or port.

0 Kudos
Highlighted
Valued Contributor III
7 Views

Thanks alot. i got your point. :) stay blessed

0 Kudos