Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

How to enable LE usage when implementing FIFO

Altera_Forum
Honored Contributor II
‎12-01-2011 06:52 AM
1,408 Views

Hi Dears: 

 

I'm using ArriaGX FPGA devices and there are many small fifo blocks will be used in my project. So i want to implement these samll fifo using LE and save RAM. I remenber that i can enable this option in older version QII, but can't enable this option in 11.0 version as attached image file shown now. 

 

There is a option in 11.0, but it's gray and not be used for user.
Preview file
112 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-09-2012 07:43 AM
689 Views

You should still be able to do it, but the option moved to the last page Optimization, Circuitry Protection: Implement FIFO storage with logic cells only, even if the device contains memory blocks. It'll grey out too when you enabled certain signals in DCFIFO2 (I think it was "Add an extra MSB to usedw port(s)"), which I think is a bug though. Anyhow, that's the way to do it, at least I hope so, as I need to implement several smaller FIFOs and do not have any spare M9K to waste for it, but lots of registers.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.