- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I'm quite new in the HPS development process and the toolchain from ALTERA. Could someone give me some instruction how I can implement the generated HPS System with QSys in a Block diagram file? After it should look like that the HPS is the central symbol block and the other logic is conneted to it's interfaces. The logic itself from the different blocks should be implemented in VHDL Code. Actually when I create a blank block diagram file and insert the generated block symbol file from the HPS which is generated by QSys I get always errors: Error: The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 > Error: Verify the following: Error: The core < hps_sdram_p0 > is instantiated within another component (wrapper) Error: The core is not the top-level of the project Error: The memory interface pins are exported to the top-level of the project Error: Alternatively, if you are no longer instantiating core < hps_sdram_p0 >, Error: clean up any stale SDC_FILE references from the QSF/QIP files. How can I fix this issue and where can I find a guideline how to use block symbol files? ThanksLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You should add only the .qip file to your Quartus Project. And the top level entity souldn't be named like your Qsys System, your top level entity is your schematic file.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page