Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17241 Discussions

How to make a differential signal by ALTGX Mega Core

Altera_Forum
Honored Contributor II
‎01-30-2015 06:53 AM
1,479 Views

Hello everyone, 

 

How can you get the differential signal's ports for transmitter/receiver on ALTGX mega core ? 

I could not find the related parameters on the Mega Wizard Plug-in Manager. 

Mega Wizard Plug-in Manager always makes the single-end signal's ports, rx_datain[0] and tx_dataout[0] per each channel. 

I use Quartus II 32-bit Version 13.1.0 for Cyclone IV GX, EP4CGX75CF23C7. 

 

Many thanks for your support.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-30-2015 05:10 PM
515 Views

Instantiate it in your design and assign the correct IO-Standard in the Pinplaner. The negative pin will be created automatically.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-02-2015 01:43 AM
515 Views

Hello supernode, 

 

Thank you for your suitable comment. 

I have tried it, and confirmed that the negative pin automatically appears in Pinplaner. 

 

Thank you so much.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.