Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

How to make a differential signal by ALTGX Mega Core

Altera_Forum
Honored Contributor II
1,508 Views

Hello everyone, 

 

How can you get the differential signal's ports for transmitter/receiver on ALTGX mega core ? 

I could not find the related parameters on the Mega Wizard Plug-in Manager. 

Mega Wizard Plug-in Manager always makes the single-end signal's ports, rx_datain[0] and tx_dataout[0] per each channel. 

I use Quartus II 32-bit Version 13.1.0 for Cyclone IV GX, EP4CGX75CF23C7. 

 

Many thanks for your support.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
544 Views

Instantiate it in your design and assign the correct IO-Standard in the Pinplaner. The negative pin will be created automatically.

0 Kudos
Altera_Forum
Honored Contributor II
544 Views

Hello supernode, 

 

Thank you for your suitable comment. 

I have tried it, and confirmed that the negative pin automatically appears in Pinplaner. 

 

Thank you so much.
0 Kudos
Reply