Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Sucesso! Subscrição adicionada.
Sucesso! Subscrição removida.
Desculpe, você precisa verificar para concluir esta ação. Clique no link de verificação no seu e-mail. Você pode reenviar por meio de seu
perfil.
How to make all Verilog files in the Quartus-II Project being recognized as SystemVerilog files? Could it be done in the Project Settings? Where? Is there some special TCL command? Thank you!
