How to manually instantiate the generated memory model for Qsys testbench?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to manually instantiate the generated memory model for Qsys testbench?

1,097 Views

Dear all, it says here

http://www.altera.com/support/kdb/solutions/spr375501.html

When you attempt to generate a DDR with ALTMEMPHY design with Qsys and set the create testbench qsys system option to any value other than none, the system fails to connect a memory model to the Qsys-generated testbench.

we need to manually instantiate the generated memory model (<instance_name>_mem_model.v/.vhd) in the Qsys-generated testbench (<instance_name>_tb.v/.vhd) .

But how to manually instantiate the generated memory model? what name should be used for the instantiation? anyone have examples?

Thank you very much!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.