- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Consider an interface defined as following code:
interface test_interface# (
parameter MODP_CNT = 3
);
wire portsig_array;
genvar iport;
generate
for (iport = 0; iport < MODP_CNT; iport++) begin:MODPORT_GEN
wire portsig = portsig_array;
modport testport(output portsig);
end
endgenerate
endinterface
When I want to reference the modport 'testport' defined above in a module port list, how to write the port list in target module?
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page