- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
After the design is fully compiled, there is a parameter in different corner mode that is fmax. As my understand, this value depends on the length of critical path in the design. If the critical path is too long, where there are too many logic between two registers, the fmax will be low. I don't know whether my understanding is right. If it is, how can I check the critical path of the design and try to shorten it? If it isn't, anybody can explain and usually how to increase the fmax?
Why in fast 1200Mv 0c model, there is not Fmax report? Thanks very much.Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You should use Timequest to find this information. Specify your timing requirements and which clock frequencies you must use in your design, and any path that is too long to fit your requirements will end up in the "Top failing paths" report.
AFAIK Timequest gives a Fmax for all 3 timing models used.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- You should use Timequest to find this information. Specify your timing requirements and which clock frequencies you must use in your design, and any path that is too long to fit your requirements will end up in the "Top failing paths" report. AFAIK Timequest gives a Fmax for all 3 timing models used. --- Quote End --- Thanks. I got it. Sometimes, when I read the fmax, the report posts several clocks in my design with different fmax. What is mean of that?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you have several clocks in your design, each one is analysed by Timequest, and the maximum possible value is given for each one of them.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- If you have several clocks in your design, each one is analysed by Timequest, and the maximum possible value is given for each one of them. --- Quote End --- So that means there is a critical path for each clock. I just realize that I can check the critical path if it fails to meet time requirements in "Top failing paths" report. But if my design meet time requirement, but I still want to find where the critical path is, what should I do? Thanks very much.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Just look at slack figures. The smallest slack is the critical path.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Just look at slack figures. The smallest slack is the critical path. --- Quote End --- Thanks very much, kaz.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page