Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

If the logic of an Output pin in the design is set to LOW, and the pin is set to Assignment Editor/Weak Pull-Up Resistor = On in QuartusII, what happens to the I/O pin?

KJalte2
New Contributor I
319 Views

Please refer to the attached file.

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
110 Views

Hi,

 

Output pin in the design is set to LOW, and the pin is set to Assignment Editor/Weak Pull-Up Resistor

>>output is logic Logic LOW.

Output pin in the design is set to HIGH, and the pin is set to Assignment Editor/Weak Pull-Up Resistor

>>output is logic Logic HIGH

 

 Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

regards

Anand.

 

Reply