Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Improving compilation time

Altera_Forum
Honored Contributor II
1,137 Views

Hello everyone, I've been trying to improve the compilation time of the "Video Processing Reference Design" for a while. This design has a quite big system generated by SOPC Builder with a NiosII, DDR2 controller, and several IPs from the "Video and Image Processing Suite". The compiling process takes more than 1h20m in a PC with an i7Q820 processor and 4GB of RAM. I’m following the incremental compiling flow without any improvement. 

I set a simple design hierarchy with a schematic top level and two sub entities, one containing the reference design and another for extra logic. Each was set as a partition with a specific LogicLock region. 

The problem is that, even a minor change inside of the extra logic partition, all system is regenerate, taking another hour or more. I’ve already tried several partition configurations (post-synthesis, post-fit…) but the results are almost the same. 

 

I don’t know if a SOPC Builder system is really compatible with the Incremental Compilation as the guides claim. 

 

Any ideas on how to improve the compilation time of a SOPC Builder system would be greatly appreciated. 

 

 

--------------------- 

i7Q820 (4 cores)/4GB RAM 

Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 SJ Full Version 

Service Pack Installed: 2
0 Kudos
0 Replies
Reply