Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Instantiation of one module disturbing other module functionality

Altera_Forum
Honored Contributor II
‎03-17-2015 04:32 AM
1,122 Views

Hello, 

 

Am using Cyclone V device (5CSEBA5U23). I written verilog code for ADC module and it is instantiated in top module,its working well... When i have added other module which for reading the encoder data, my ADC module behavior changed. when i commented encoder module instantiate, ADC module is working well. For ADC Module and Encoder module no signals are in common. 

 

How can i solve the problem?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-17-2015 08:55 AM
439 Views

Have you checked the timing of your design? The quick way is to look at Compilation Reports in Quartus under the section "TimeQuest Timing Analyzer". Is it getting worse when you instantiate both modules?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.