Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

Irregular parallelism on FPGA using OpenCL (sparsity)

mvemp
Novice
1,011 Views

Many works recently prefer FPGA over GPU in implementation of irregular parallel applications such as sparse Matrix multiplications and sparse convolutions.

 

Is there any popular library for FPGA wrt sparse arithematic? Any well known popular benchmarks?

 

Is it feasable to implement such irregular applications using OpenCL? Is it possible for a pipelined sparse arithematic architecture as the nested loops in OpenCL cannot infer pipelined execution of variable count or cannot execute memory dependent compute logic in parallel?

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
105 Views

Hello,

There is no such library ready for OpenCL.

Yet, theoretically, it should be doable on FPGA.

 

Thanks

Reply