Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15340 Discussions

Is the systemverilog "case inside" statement for definitions of a range of conditions within a case block available for synthesis and, if not, when will this be implemented?

Branden_Allen
Beginner
4,028 Views

Description

Using the "inside" keyword with a "case" block to enable the definition of ranges for a desired output value in systemverilog code (cf. attached example) synthesis fails on an apparent syntax error.

 

Result

Error (10170): Verilog HDL syntax error at frontend_ifc.sv(370) near text: "inside"; expecting an operand

 

Software Details

Quartus Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition

case(stage) inside [0:20]: begin clkon<= 0; end   21: begin clkon<= 1; end   default: begin stage<= 0; end endcase

 

0 Kudos
5 Replies
KhaiChein_Y_Intel
2,250 Views

Hi,

 

The Intel Quartus Prime Standard and Lite Edition software have limited System Verilog language support. You may use case instead of case...inside

 

Reference: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/po/ss-quartus-comparison.pd...

 

Thanks.

Vicky1
Employee
2,250 Views

Hi,

'case inside' is not supported in Quartus, only 'unique/priority support available on case statements

Quartus text editor recognizes it as a key word (it shows up in blue color).

refer the below attachment,UnsupportedJPG.JPG

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

AndyN
New Contributor I
2,250 Views

As tool support for this sort of thing tends to be based on user demand, I'd just like to chime in and say that I'd definitely like to see case inside as a feature supported for synthesis in the future. The coding work-arounds to effectively implement this functionality can get really ugly and convoluted when it could otherwise have been expressed in a very concise case inside statement.

 

Besides "it hasn't been done yet", is there any technical reason why case inside hasn't been implemented yet?

 

Thanks,

Andy

Branden_Allen
Beginner
2,250 Views

Thanks,

 

implementation of this functionality is useful for our code development and would help make Intel parts more attractive for our projects. Is this forum the proper place to make such statements/requests or is there a separate submission point?

 

Best,

Branden

Vicky1
Employee
2,250 Views

Hi,

SystemVerilog has limited support in Intel Quartus tool, please refer the below link to check supported SystemVerilog features in Quartus tool,

https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#hdl/vlog/vlog_lis...

 

@Branden Allen, Refer the below link for 'mySupport' & Try to keep checking for 'What`s New in Intel Quartus Prime Software'.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-software/quart...

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Reply