Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14961 Discussions

Is there a way to verify Pins Assignment (Location, IO Standard, etc) before running the Full Flow (Synthesis, Fitter, etc)?

ldm_as
Novice
202 Views

Hi All,

 

Is there a way to verify Pins Assignment (Location, IO Standard, etc) before running the Full Flow (Synthesis, Fitter, etc)?

 

Thank you!

 

0 Kudos
1 Reply
MEIYAN_L_Intel
Employee
62 Views

Hi,

 

There is a way to validate the pin assignment against predefined I/O rules for target device. in Chapter 3.4 as the link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-constraint...

 

Thanks

Reply