Is there a way to verify Pins Assignment (Location, IO Standard, etc) before running the Full Flow (Synthesis, Fitter, etc)? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Is there a way to verify Pins Assignment (Location, IO Standard, etc) before running the Full Flow (Synthesis, Fitter, etc)?

645 Views

Hi All,

Is there a way to verify Pins Assignment (Location, IO Standard, etc) before running the Full Flow (Synthesis, Fitter, etc)?

Thank you!

Link Copied

1 Reply

505 Views

Hi,

There is a way to validate the pin assignment against predefined I/O rules for target device. in Chapter 3.4 as the link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-constraints.pdf

Thanks

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.