- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Does anyone know an example of an openCL fpga that uses 70%+ DSP resources?
On stratix 10 is the best
Or any RTL example that uses 70%+ DSP resources of stratix 10?
Thanks a lot
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @3f28dsboek,
Thank you for posting in Intel community forum, hope all is well and apologies for the delayed in response.
Following up on the queries, please do let us know if the doubts/clarification are still open, and we would try our best to clarify.
Best Wishes
BB
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @3f28dsboek,
Thank you for posting in Intel community forum, hope all is well and apologies for the delayed in response.
Following up on the queries, please do let us know if the doubts/clarification are still open, and we would try our best to clarify.
Best Wishes
BB
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Greetings, there is no further clarification. Hence thread will no longer be monitored. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.
Best Wishes
BB

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page