Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Issue about instruction register length

Altera_Forum
Honored Contributor II
‎02-14-2012 03:07 AM
1,399 Views

I can find below words, 

 

"The instruction register length is determined automatically by the Quartus II JTAG server." 

 

But, i really want to know what's the exactly value or range. For i worry about that my instructions' number of visual jtag would beyond its range. 

 

There are many visual jtag instrucions when i design VJ interface to debug my project, so this is a serious issue for me.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-14-2012 04:33 AM
592 Views

The IP core is called virtual jtag, not visual JTAG. 

 

The calculation of the Virtual Instruction encoding and length is documented in more detail than the Altera documentation in here: 

 

http://www.ovro.caltech.edu/~dwh/correlator/pdf/vjtag.pdf 

 

Cheers, 

Dave
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-14-2012 04:48 AM
592 Views

Hi Dave: 

 

Thanks!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.