Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15465 Discussions

Issues with Partial reconfiguration.

DeusMMJr
Novice
904 Views

Hi, i'm facing with issues relative to blinking_led partial reconfiguration example .sof recording. When i'm trying to program .rfb file, Programmer reports a error relative to access TIMEOUT and also, reports that PR_ERROR flag goes to high, signal from Partial reconfiguration controller IP, i think.

 

Someone already faced with the same issue? Dip switches positions should stay in default configuration?

 

 

I'm using the Arria 10 GX Development kit.

0 Kudos
8 Replies
JohnT_Intel
Employee
165 Views

Hi,

 

Are you using internal host or external host? How do you send your data to the PR IP?​

DeusMMJr
Novice
165 Views
Internal host Deusdete Miranda Matos Junior Processamento de Alto Desempenho SENAI/CIMATEC Sistema FIEB | www.fieb.org.br (71) 3462-8404 deusdete.junior@fieb.org.br
DeusMMJr
Novice
165 Views
I did try send by USB Blaster. I'm using internal host. Deusdete Miranda Matos Junior Processamento de Alto Desempenho SENAI/CIMATEC Sistema FIEB | www.fieb.org.br (71) 3462-8404 deusdete.junior@fieb.org.br
JohnT_Intel
Employee
165 Views

Hi,

 

May I know how do you implement your design using internal host? Is your data is being sent to the PR IP correct?

 

You can refer to https://fpgawiki.intel.com/wiki/Partial_Reconfiguration_Example_Design_with_Avalon_MM as your example​

DeusMMJr
Novice
165 Views
I tried to follow the document published in https://www.intel.com/content/www/us/en/programmable/documentation/ihj1482170009390.html I have a special doubt about this tutorial. When, exactly, should I export root_partition_static.qdb? Thanks a lot JohnT (Intel) Hi, May I know how do you implement your design using internal host? Is your data is being sent to the PR IP correct? You can refer to https://fpgawiki.intel.com/ AN 797: Partially Reconfiguring a Design on Intel Arria 10 ...<https://www.intel.com/content/www/us/en/programmable/documentation/ihj1482170009390.html> www.intel.com Partial reconfiguration (PR) feature allows you to reconfigure a portion of the FPGA dynamically, while the remaining FPGA design continues to function. You can create multiple personas for a particular region in your design, without impacting operation in areas outside this region. This methodology ... Deusdete Miranda Matos Junior Processamento de Alto Desempenho SENAI/CIMATEC Sistema FIEB | www.fieb.org.br<http://www.fieb.org.br> (71) 3462-8404 deusdete.junior@fieb.org.br
DeusMMJr
Novice
165 Views
I'm trying to use USB-blaster to program .sof and .rfb, am I wrong? How can I use PCIe to send bitstream? The example that you sent is about Stratix V, I will try portability for Arria 10. Deusdete Miranda Matos Junior Processamento de Alto Desempenho SENAI/CIMATEC Sistema FIEB | www.fieb.org.br<http://www.fieb.org.br> (71) 3462-8404 deusdete.junior@fieb.org.br
DeusMMJr
Novice
165 Views
Hi Jhon, I had success changing the USB-blaster frequency from 24MHz to 6MHz. But, I want to test PR programming with PCIe. Have you some example ou tips? Deusdete Miranda Matos Junior Processamento de Alto Desempenho SENAI/CIMATEC Sistema FIEB | www.fieb.org.br<http://www.fieb.org.br> (71) 3462-8404 deusdete.junior@fieb.org.br
JohnT_Intel
Employee
165 Views

The design is similar to the JTAG Master. You just need to change the connection for the design from JTAG Master to PCIe. Then you can directly control the PR IP through PCIe. You may follow the System Console TCL on how to send the data to the PR IP by converting the code to PCIe driver.​

Reply